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P71 ABSTRACT 
Thin film ferroelectric capacitors (10) comprising a 
ferroelectric film (18) sandwiched between electrodes 
(16 and 20) for nonvolatile memory operations are ren- 
dered more stable by subjecting the capacitors to an 
anneal following deposition of the top electrode (20). 
The anneal is done so as to form the interface (22) be- 
tween the ferroelectric film and the top electrode. Heat- 
ing in an air oven, laser annealing, or electron bombard- 
ment may be used to form the interface. Heating in an 
air oven is done at a temperature at least equal to the 
crystallization temperature of the ferroelectric film. 
Where the ferroelectric film comprises lead zirconate 
titanate, annealing is done at about 550" to 600" C. for 
about 10 to 15 minutes. The formation treatment re- 
duces the magnitude of charge associated with the non- 
switching pulse in the thin film ferroelectric capacitors. 
Reduction of this charge leads to significantly more 
stable nonvolatile memory operations in both digital 
and analog memory devices. The formation treatment 
also reduces the ratio of change of the charge associated 
with the non-switching pulse as a function of retention 
time. These improved memory devices exhibit greater 
performance in retention and reduced fatigue in mem- 
ory arrays. 
14 Claims, 7 Drawing Sheets 
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ENHANCED FATIGUE AND RETENTION IN 
FERROELECTRIC THIN FILM MEMORY 
ANNEAL TREATMENT 
CAPACITORS BY POST-TOP ELEmRODE 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 
TECHNICAL FIELD 
The invention relates to thin film ferroelectric capaci- 
tors, and, more particularly, to processes for providing 
enhanced non-volatile ferroelectric memories. 
BACKGROUNDART 
With the advances in technology to deposit thin films 
of lead zirconate titanate (PZT) and integrate them with 
conventional silicon technology, ferroelectric non- 
volatile memories are now well into their development 
phase. The memory element consists of a thin film ferro- 
electric capacitor, in which the non-volatile storage is 
based on the remanent polarization within the ferroelec- 
tric thin film. The established readout technique relies 
upon the transient displacement current induced by 
polarization reversal under an applied switching pulse. 
However, the thin film ferroelectric capacitors as 
deposited have slow switching polarization components 
and undergo time-activated depolarization that cause 
instability in memory operation. Accordingly, there is a 
need to provide a process which improves the stability 
of the thin film ferroelectric capacitors. 
STATEMENT O F  THE INVENTION 
Accordingly, it is an object of the invention to pro- 
vide more stable thin film ferroelectric capacitors for 
memory applications. 
In accordance with the invention, a processing tech- 
nique is provided which comprises an anneal of the thin 
film ferroelectric capacitor following deposition of the 
top electrode (post-top electrode anneal). In a conven- 
tional DRO (destructive read-out) memory operation, 
the charge associated with the non-switching pulse is 
called "42". The post-top electrode anneal reduces 
appreciably this charge QZ and its rate of change with 
retention time, t, which is given by dQ2/dt. This charge 
Q2 probably arises due to slow switching polarization 
components (attributed to lack of grain orientation, 
defect dipoles, slow domain kinetics, and/or slow reori- 
entation of space charge residing at the traps or in the 
grain boundaries) and time-activated depolarization 
(unstable domains and/or slow reorientation of space 
charge residing at the traps or in the grain boundaries) 
occurring in the ferroelectric thin film. The anneal 
treatment of the present invention thus leads to a ferro- 
electric memory with enhanced retention and fatigue 
characteristics. This anneal treatment results in forming 
the ferroelectric memory capacitor by forming the in- 
terface between the top electrode and the ferroelectric 
film and improving the ferroelectric thin film quality by 
improving the crystallization/grain orientation of the 
film and/or reducing the trap density within it. 
The procedure employed to reduce the charge associ- 
ated with the non-switching pulse comprises a treat- 
ment of the thin film ferroelectric capacitor that assists 
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the formation of the interface between the top electrode 
and the ferroelectric film. 
Depending on the origin (deposition process condi- 
tions and thermal history) and composition of the ferro- 
electric film and the geometry, electrode thickness, and 
size of the devices, the actual value of anneal tempera- 
ture used for this formation process may vary from case 
to case. However, the critical feature of this invention is 
the identification of the two physical boundary condi- 
tions within which the interface formation of the device 
is realized, that leads to enhanced performance. This 
post-top electrode deposition formation temperature 
needs to be preferably above the crystallization temper- 
ature of the deposited ferroelectric film but should cer- 
tainly be below the temperature where metal-rich (i.e., 
Pb in the case of lead zirconate titanate) filament forma- 
tion, causing an increase in leakage current, starts to 
occur. As an example, in the case of lead zirconate 
titanate ferroelectric films, the lower and upper bound- 
ary conditions are about 550" C. and 600" C., respec- 
tively, with a preferred annealing temperature of about 
560" c. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a cross-sectional view of a generic ferroelec- 
tric thin film capacitor device configuration. 
FIG. 2 depicts the typical destructive read-out 
(DRO) measurement pulse sequence as a function of 
time t for measuring Q1 (charge per unit area) corre- 
sponding to a switching pulse R1 followed by measure- 
ment of 4 2  (charge per unit area) corresponding to a 
non-switching pulse R2; specifically, FIG. 2a depicts a 
burst of pulses as a preset sequence, followed by a write 
pulse, a switching pulse, and a non-switching pulse, 
FIG. 26 illustrates the determination of Q1, and FIG. 2c 
illustrates the determination of 42. 
FIG. 3 is a histogram plot, showing the typical reten- 
tion characteristics of a ferroelectric capacitor where 
the top electrode is as deposited. 
FIG. 4 is a histogram plot, showing the effect of 
counted pulses from 0 cycles onwards to 1Olocycles on 
the Q1 and 4 2  values both in the positive and negative 
direction, where Q1 is the charge on the capacitor asso- 
ciated with a switching pulse and where 4 2  is the 
charge on the capacitor associated with a non-switching 
pulse. 
FIG. 5 is a histogram plot similar to that of FIG. 4, 
but depicting the Q1 and 42 values for the ferroelectric 
thin film capacitors as-deposited without annealing after 
deposition of the top electrode and with annealing at 
200" C., 400" C., and 600" C. 
FIG. 6 is a histogram plot similar to that of FIG. 4, 
but depicting the Q1 and 4 2  values for the ferroelectric 
thin film capacitors with annealing at 560" C. 
FIG. 7 is a plot of steady photoresponse as a function 
of cycling for unannealed and annealed ferroelectric 
thin film capacitors. 
FIG. 8 is a histogram plot similar to that of FIG. 2, 
but showing the retention characteristics of a ferroelec- 
tric capacitor where the top electrode is annealed in 
accordance with the invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Referring now to the drawings, wherein like numer- 
als designate like elements, FIG. 1 shows a typical fer- 
roelectric thin film capacitor 10, formed on an insulat- 
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ing film 12 of Si02, supported on a silicon substrate 14. 
The capacitor 10 comprises a bottom electrode 16, a 
ferroelectric layer 18 formed thereon, and a top elec- 
trode 20, formed on the ferroelectric layer, defining an 
interface 22 between the two layers. Contacts 24 and 26 
are made to bottom electrode 16 and top electrode 20, 
respectively. The electrodes provide polarization con- 
trol, for either read or write operations. 
The bottom and top electrodes 16 and 20 each typi- 
cally comprise platinum, although other conducting 
materials may also be employed. Specifically, the bot- 
tom electrode 16 comprises a bilayer constituted of 
titanium followed by platinum, as is well-known; this 
material provides a good passivation on top of the silica 
layer 12. The top electrode 20 may alternately comprise 
an electrically conducting oxide, such as indium tin 
oxide (ITO) or ruthenium oxide. In another implemen- 
tation, both the top and bottom electrodes may be the 
perovskite high Tc compounds yttrium barium copper 
oxide (YBCO) or lanthanum strontium copper oxide 
Previous work with use of platinum as the top elec- 
trode 20 has becn with relatively thick layers, on the 
order of 3,000 A. However, the present inventor has 
discovered that use of a much thinner laxer for the top 
electrode 20, on the order of 100 to 300 A, renders the 
device more symmetric in its measured properties. Spe- 
cifically, the hysteresis loop (polarization as a function 
of electric field) evidences greater symmetry with a thin 
top electrode than with a thick top electrode. 
The ferroelectric layer may comprise any of the well- 
known ferroelectric materials. Lead zirconate titanate 
(PbZr0.53Tm.4703), also known by the acronym PZT, is 
a well-characterized material widely used in ferroelec- 
tric memories, and is accordingly preferred. Although 
the disclosure herein is given specifically in terms of 
PZT, it will be appreciated that any ferroelectric mate- 
rial, particularly the titanates having the perovskite 
crystal structure, may be processed in accordance with 
the teachings of the invention, and accordingly, the 
invention is not limited to the use of PZT alone. For 
memory devices employing PZT, it is preferred that the 
ratio of Zr:Ti be in the range of about 60:40 to 50:50. 
The thickness of the PZT layer may range from 
about 0.10 to 0.20 pm. A thickness greater than about 
0.20 pm either results in stress cracking, such as result- 
ing from use of a sol-gel process, or in an unacceptably 
long time to fabricate, such as in metal-organic chemical 
vapor deposition, sputtering, or laser ablation. 
The ferroelectric thin film capacitor 10 may be em- 
ployed as either an electrically or an optically address- 
able memory unit in an array of capacitors, as is well- 
known. 
The typical DRO measurement pulse sequence sche- 
matically illustrated in FIG. 2 consists of measuring the 
charge Q1 corresponding to the switching pulse R1 
followed by the measurement of the charge per unit 
area Q2 corresponding to the non-switching pulse R2. 
These measurements are obtained by monitoring the 
response voltage Vs to the applied pulses, R1 and R2, 
respectively. (Vsis the voltage across a sampling capac- 
itor in the virtual ground/Sawyer Tower circuit, 
known in the prior art.) In the measurement, a burst of 
pulses is used as a preset sequence, followed by a write 
pulse, the switching pulse R1, and the non-switching 
pulse R2, at an applied pulse voltage VA. as shown in 
FIG. 20. 
(LSCO). 
4 
FIG. 26 and FIG. 2c illustrate the determination of 
Q1 and Q2, respectively. The memory signal M effec- 
tively consists of the difference of Q1 and 42. For a 
destructive readout of the memory, a difference is de- 
5 termined of the corresponding points on the response 
profiles depicted in FIGS. 26 and 2c. M = PRI PR. 
2MAX=PRIREM-PR2REM, where the labels P & f m ,  
PR2MM, PRIBM, and P ~ 2 ~ E M a r e  d fined in FIGS. 26 
and 2c. Specifically, FIG. 26 is the output voltage 
10 sensed corresponding to the switching pulse identified 
as READ1. PRIMA% the upper level and PRIREMis the 
lower level. FIG. 2c is the output voltage sensed corre- 
sponding to the non-switching pulse identified as 
READZ. P~2Mf l  is the upper level and P R ~ ~ ~ ~  is the 
15 lower level. In the present invention, the physical pa- 
rameters Q1 and Q2 are studied individually as a func- 
tion of the anneal conditions and retention time to dem- 
onstrate their individual effect on the memory charac- 
teristics. 
For a typical experiment, the Q1 and 4 2  values are 
measured in both the positive as well as negative direc- 
tion as a function of the parameter under study. A mea- 
sure of the memory M is obtained by the difference 
between the charges Q1 and 42. 
The retention measurement consists in writing the 
memory by using a fvred programming pulse and read- 
ing the memory after an interim time t, which is the 
variable. For non-volatile memory operation, retention 
with time is the most important characteristic. 
FIG. 3 illustrates the typical retention characteristics 
of a ferroelectric capacitor where the top electrode is as 
deposited. It will be noticed that although Q1 28 is 
reducing slowly as expected as a logarithmic function of 
retention time t, it is the rapid rise in the value of Q2 30 
35 as a function of retention time that contributes to the 
rapid effective loss of the retained memory signal. 
Therefore, for enhanced memory characteristics, it 
would be desirable to find a way to reduce Q2 30 and 
also keep its value substantially steady as a function of 
In the current state-of-the-art thin film ferroelectric 
capacitor devices 10, the bottom platinum electrode 16 
undergoes an anneal along with the crystallization an- 
neal of the ferroelectric film 18, here, PZT, whereas the 
45 top platinum electrode 20 is laid down cool, thus the 
device structure forms an asymmetric Schottky barrier. 
PZT thin films are deposited by a variety of techniques. 
Several deposition techniques result in PZT films that 
are amorphous in their as-deposited form (e.g., sol-gel). 
50 Such films are then subjected to an anneal (which is 
shared by the bottom electrode) to obtain well-crystal- 
lized films in the specific crystalline structure and grain 
orientation desired for ferroelectric properties. This 
temperature is identified as the crystallization tempera- 
55 ture. In other deposition techniques, the deposition 
itself may be done at an elevated temperature to assist 
crystallization and grain orientation of the film. 
In accordance with the invention, a post-top elec- 
trode deposition anneal treatment (annealing of the 
60 device following deposition of the top electrode 20 on 
the ferroelectric film 18) is developed that makes the 
interface contacts electrically more symmetric. In addi- 
tion, this treatment possibly helps to anneal out traps, 
reducing the trap density, thereby reducing the space 
65 charge effect. Also, this anneal may further improve the 
crystallization of the PZT and the grain orientation. 
Thus, the slow switching polarization components and 
time-activated depolarization are considerably reduced. 
20 
25 
30 
40 the retention time. 
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The annealing treatment of the invention is done at a with a switching pulse and a non-switching pulse, re- 
temperature at or above the crystallization temperature spectively. 
of the ferroelectric film. For PZT, the crystallization Reduction of scatter in the values of Q128 and 4 2  30 
temperature is about 550' C. is a measure of uniformity from device to device, and is 
However, the annealing temperature cannot be too 5 a desired result. A reduction in Q2 and a marked de- 
high, since it causes the leakage current in the ferroelec- crease in its rate of increase with retention time t 
tfic device to increase and hence degrade the device, (dQ2/dt is reduced) make available more retained mem- 
due to the formation of metal-rich filaments (Pb, in the O r Y  Simal Over a longer retention Perid, thus enhanc- 
case of PZT). Accordingly, the annealing temperature ing the overall retention characteristics. Finally, prior 
should not exceed the crystallization temperature by 10 art devices show sufficient fatigue (reduction Of  polar- 
more than about 50" C. n u s ,  the annealing range for ization to < 1 pC/cm2, the minimum differentiable sig- 
PZT is about 5500 to 600' c. h annealing temperature nal) after about cycles at lo5 Hz to render the de- 
of about 560" c. has been observed to provide the best vice useless for storing a signal; this translates to a time 
results, and accordingly, that temperature is preferred period Of use Of about l2 days- Increasing the number of 
for annealing. 15 cycles before sufficient fatigue sets in by a few of orders 
of magnitude would increase the useful lifetime of the 
the invention renders the device usable with detectable 
by 
In effect, the anneal treatment in accordance with the 
invention improves the dielectric constant of the ferro- 
electric material, increases the dielectric breakdown 
strength, reduces the barrier at the ferroelectric/elec- 
de- 25 trode interface, and reduces the fatigue rate, thereby 
making the memory significantly improved in terms of 
fatigue and retention characteristics. 
EXAMPLE 
Depending on the origin (deposition process 
tions and thermal history) of the PZT film and the ge- 
actual value of anneal temperature used for this forma- 
device to over three years. Treatment by the process of 
polarization Of > pc/cm2 to Over cyc1es as Seen ometry, electrode and size of the devices, the 
tion process may vary from case to case. However, the 
feature of this invention is the identification of 
the two physical boundary conditions within which the 
interface formation of the device is realized, that leads 
to enhanced performance. This post-t0p 
position formation temperature needs to be preferably 
above the crystallization temperature of the deposited 
PZT but should certainly be below the temperature 
where metal-rich filament formation, causing an in- 
Sol-gel lead zirconate titanate (PbZro.s3Ti0.4703) thin crease in leakage current, starts to occur. 
pre-heated to the desired temperature. Rapid insertion films had been deposited by a modified Tech- 
of the devices into the oven, allowing the devices to nique on oxidized silicon sp,stratesocovered with an 
thermally equilibrate, maintaining the devices in the evaporated Ti/Pt (= 1,000 ~11 ,000  A) base electrode. 
oven for a period of time, and then rapid extraction of 35 ~ ~ ~ i ~ a l l ~ ,  the PZT composition of ( ~ ~ / ~ i = ~ 3 / ~ ~ )  
the devices from the oven is the preferred process. In with 18% lea$ was investigated; these PZT 
most instances, the time in the oven is about 10 to 15 films were about 1,700 A thick. 
minutes. Crystallization of the asdeposited PZT was accom- 
It has been found that treatment of the interface 22 plished at 550" C. for 10 minutes in 1007~ oxygen. T~ 
between the ferroelectric film 18 and the top electrode 40 complete a conventional sandwich capacitor t q t  stmc- 
20 in accordance with the teachings of this invention is tWe, thin rims of (about 100 to 150 A) were 
the key to realizing a device with improved characteris- deposited as the top were 
tics lo. While thermal annealing in an Oven is One patterned by conventional lift-off techniques as dots of 
to realize the benefits of the invention, there are other 250 pm diameter. Optical transmission though the top 
ways to affect this interface 22 that also result in im- 45 electrode films ( ~ ~ 3 0 0  to 800 -1 was about 30%. 
proved devices. Laser annealing is another technique m e  foregoing device configuration was used in the 
that leads to the interface formation in a localized man- practice of the invention. n e  anneal treatments were 
ner. Still another technique involves electron bombard- done On devices fabricated as above, and the appropri- 
ment. ate conditions for each treatment were thereby deter- 
20 to 40 d/Cm2; values greater than about 40 mJ/cm2 The measurement consisted of measuring the charge 
tend to ablate the top electrode 20. Preferably, laser Q1 corresponding to a switching pulse R1 followed by 
annealing is done at about 20 to 24 mJ/Cm2. Less than 1 the measurement of the charge Q2 corresponding to a 
sec Of a cumulative exposure to the laser puke is re- non-switcfing pulse m. For a typical experiment, the 
quired to achieve the desired formation. As an example, 55 Q1 and 4 2  values were measured in both the positive as 
the annealing was done using a 10 ns Pulse at 10 Hz well as negative direction as a function of the parameter 
frequency for about 32 hours, yielding a cumulative under study. A burst of 20 pulses was used as the preset 
exposure of about 0.01 sec. sequence for all experiments (except for the retention 
Electron bombardment is done at a fluence greater experiment, where a burst of 6 pulses was utilized for 
than about electrons/cm*, and less than about 1014 60 preset). The time gap between the write and first read 
electrons/cm2. The former value has no apparent effect pulse was about 1.5 seconds and the time gap between 
on the device, while the latter value results in devices the consecutive reads was about 2.5 seconds for all 
with enhanced characteristics indicative of a formed experiments. 
interface. Annealing of the ferroelectric capacitors following 
The treatment of the interface 22 in accordance with 65 deposition of the top electrode was done in an open air 
the invention reduces scatter in the values of Q128 and furnace by rapid insertion and extraction of the sample 
4 2  30, reduces 42, and enhances resistance to fatigue. at the desired annealing temperature. For a survey of 
Q1 and Q2 are the charges on the capacitor associated the effects of annealing, three different batches of thin 
the Observed 
30 h e a l i n g  is done by placing the devices in an oven, f i k  were from Raytheon Company; these 
me top 
Laser annealing is accomplished at a energy of about 50 mined. 
7 
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film ferroelectric capacitors were annealed at 200" C., 
400' C., and 600' C. Measurements of Q1 and 42 in 
both directions were then made, where Q1 and 42 each 
are integrated charge measured with a sampling capaci- 
tor, the former measured by a switching pulse and the 
latter by a non-switching pulse applied to the ferroelec- 
tric capacitor. 
The optical probing described herein consisted of 
measuring the steady zero bias photocurrent response 
from the thin film ferroelectric capacitor as a function 
of operation cycles for the unannealed samples and 
samples annealed after deposition of the top electrode at 
the different annealing temperatures. This steady 
photoresponse was found to be an indicator of the status 
of the two PZT/platinum interfaces. This steady re- 
sponse is the net photovoltaic current due to two back- 
to-back Schottky barriers or the stress gradient residing 
within the PZT film due to the processing history. The 
steady current measurement was done after the illumi- 
nation pulse was on for 60 seconds to ensure that the 
contribution due to the initial space charge effected 
transient had completely relaxed. 
FIG. 4 shows the effect of counted pulses from 0 
cycles onwards to 1010 cycles on the Q128 and Q2 30 
values both in the positive and negative directions. The 
device exhibits low polarization in the virgin state (at 0 
cycles). With voltage cycling, the polarization im- 
proves, the peak value is achieved at about 105 cycles, 
then a plateau is maintained up to about 107 to 108 cy- 
cles. Beyond that, the device starts degrading in its 
polarization value rapidly, exhibiting fatigue related 
with polarization switching. This characteristic is very 
typical of different devices made from different batches 
of the PZT. Without subscribing to any particular the- 
ory, it appears that the electrode/ferroelectric interface 
22 of the device undergoes a formation process related 
with changes in the interface chemistry and built-in 
stress at the interface originating from the processing of 
the PZT and device fabrication. 
FIG. 5 presents a comparative survey of Q1 and Q2 
values for the asdeposited unannealed thin film ferro- 
electric capacitor and for thin film ferroelectric capaci- 
tors annealed after top electrode deposition, the anneal- 
ing done at 200' C., 400" C., and 600" C., as described 
above. Typical results as illustrated in FIG. 3 suggest 
the occurrence of two important effects. Annealing the 
device above the Curie point (-375" C.  for PZT) 
makes the device more symmetric with respect to its 
polarization values in both the positive and negative 
direction. This may be occurring due to thermal depol- 
ing of the PZT above the Curie temperature or an asso- 
ciated stress release mechanism. The role of the 
PZT/top electrode interface 22 is crucial because an- 
nealing is observed to affect the device quality only if it 
is done after the deposition of the top electrode 20. The 
Q128 and Q2 30 values are reduced successively as the 
anneal temperature is increased. However, annealing at 
temperatures above the crystallization temperature 
(>550' C. for PZT) continues to reduce the 42 values 
but a distinct increase in the Q1 value is observed, effec- 
tively yielding a higher remanent polarization value 
(Q1- 42). 
It will ais0 be noted that the anneal treatment above 
the crystallization temperature, that is, in the range 
from 550" to 600' C., markedly reduces the device-to- 
device scatter on the chip. FIG. 6 shows the Q128 and 
Q2 30 values for a post-top electrode annealed thin film 
ferroelectric capacitor (annealed at 560" C.) as a func- 
tion of the voltage cycling. The anneal treatment is 
perceptibly accelerating the formation process so that 
even at 0 cycles a substantial polarization of 8 pC/cm2 
is obtained. The fatigue characteristics are improved 
5 such that the device maintains the polarization value of 
8 pC/cm2 up to over 1010 cycles of operation, thus 
extending its useful lifetime. 
FIG. 7 exhibits the steady photoresponse as a func- 
tion of the cycling for the unannealed (Curve 32) and 
10 post-top-electrode annealed thin film ferroelectric ca- 
pacitors. The photoresponse serves as a good indicator 
of the formation of the ferroelectric/electrode interface 
22. The device annealed at 400' C. (Curve 34) is not 
significantly different from the unannealed device 
l5 (Curve 32) in terms of formation. However, formation 
is seen to initiate at 500" C. (Curve 36), and optimum 
formation is obtained in the range of about 550" to 600" 
C., as indicated by the result for 560" C. (Curve 38). 
As seen from the foregoing data, the PZT/electrode 
2o interface 22 undergoes a formation process to form the 
ferroelectric memory capacitor. The formation process 
can be controlled by localized agitation treatments such 
as annealing to yield devices of markedly enhanced 
stability, reduced device-to-device scatter, and en- 
25 hanced retention as well as fatigue characteristics. A 
device with 8 pC/cm2 of remanent polarization all the 
way from 0 cycles to over 1010 cycles of operation has 
been demonstrated. 
The steady photocurrent response serves as a good 
indicator of the formation process because it undergoes 
a reduction in value when formation takes place and 
remains steady for a device that is already formed by 
annealing at the formation temperature (Curve 38, de- 
35 vice annealed at 560" C.). A drop in the value of steady 
current is associated with formation. A formed device 
which has undergone formation anneal at 560' C. does 
not vary much in its photo-response with cycling. 
The reduction in the magnitude of 42 30 as a function 
40 of annealing temperature allows enhancement in re- 
tained polarization signal. Of further significance is the 
reduction in the rate of increase of 42 30 as a function 
of retention time. This latter effect is illustrated in FIG. 
8. These effects both cooperate to provide an improved 
Thus, there has been disclosed a method of reducing 
the charge associated with a non-switching pulse and its 
rate of change as a function of retention time in thin film 
ferroelectric capacitors comprising a bottom electrode, 
50 a top electrode, and a layer of ferroelectric material 
sandwiched therebetween. It will be readily apparent to 
those skilled in this art that various changes and modifi- 
cations of an obvious nature may be made without de- 
parting from the spirit of the invention, and all such 
55  changes and modifications are considered to fall within 
the scope of the invention, as defmed by the appended 
claims. 
3o 
45 device 10. 
What is claimed is: 
1. A method of improving non-volatile memory capa- 
60 bilities in thin fdm ferroelectric capacitors to provide 
more stable non-volatile memory operations in memory 
devices employing said thin film ferroelectric capaci- 
tors, said thin film ferroelectric capacitors comprising a 
bottom electrode, a top electrode, and a layer of ferro- 
65 electric material sandwiched therebetween, said ferro- 
electric material having a crystallization temperature 
and said layer of ferroelectric material and said top 
electrode forming an interface, said method comprising: 
5,372,859 
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(a) depositing said layer of ferroelectric material on 
said bottom electrode; 
(b) annealing said layer of ferroelectric material and 
said bottom electrode to crystallize said ferroelec- 
tric material; 
(c) depositing said top electrode on said layer of fer- 
roelectric material, said top electrode 
an electrically conductive material selected from 
the group consisting of platinum and conducting 
oxides; and 
9. The method of claim 1 wherein said stabilizing is 
done by electron bombardment of said ferroelectric thin 
film capacitors through said top electrode- 
10. The method of claim 9 wherein said ferroelectric 
5 material comprises lead zirconate titanate and wherein 
said electron bombardment is done at a fluence of 
greater than about 1013 electrons/cmz and less than 
11. The method of claim 1 wherein said top electrode 
10 consists essentially of platinum havming a thickness 
e1ectrons/cm2' 
within the range of about 100 to 300 A. (dl stabilizing said interface after forming said top 12. A method of improving non-volatfie memory 
capabilities in thin film ferroelectric capacitors t o  pro- 
vide more stable non-volatile memory operations in 
On said layer Of 
said stabilizing being done by (1) annealing said 
ferroelectric capacitors at a temperatme ranging 15 memory devices employing said thin film ferroelectric 
from said crystallization temperatwe to a tempera- capacitors, said thin film ferroelectric capacitors com- 
ture less than that at which any metal-rich fihnent prising a bottom electrode, a top electrode, and a layer 
would form or (2) laser annealing said ferroelectric of ferroelectric material comprising lead zirconate tita- 
capacitors through said top electrode or (3) elec- nate sandwiched therebetween, said method compris- 
tron bombarding said ferroelectric capacitors. 
2. The method of claim 1 wherein said ferroelectric (a) depositing said layer of ferroelectric material on 
material is a titanate composition having a perovskite said bottom electrode; 
structure. (b) annealing said layer of ferroelectric material and 
3. The method of claim 2 wherein said ferroelectric said bottom electrode to crystallize said ferroelec- 
material comprises lead zirconate titanate. 25 tric material; 
4. The method of claim 3 wherein said lead zirconate (C) depositing said top electrode on said layer of fer- 
titanate has a thickness ranging from about 0.10 to 0.20 roelectric material, said top electrode consisting 
essentially of platinum Paving a thickness ranging 
from about 100 to 300 A; and w- 5. The method of claim 1 wherein said ferroelectric (d) annealing said thin film ferroelectric capacitor at a material comprises lead zirconate titanate and wherein temperature ranging from about 550' to 600" C. for 
a period of time ranging from about 10 to 15 min- said annealing of step (d)( 1) is done at a temperature of 
utes, following deposition of said top electrode. about 550" C .  to 600" C. for a period of time ranging 
13. The method of claim 12 wherein said annealing of from about 10 to 15 minutes. '- The method Of is 35 step (d) is accomplished by inserting said capacitors into 
done at a temperature of about 560" C.  a pre-heated air oven, maintaining said capacitors in 
7. The method of claim 1 wherein said ferroelectric A d  Oven for said period of time, said 
material comprises lead zirconate titanate and wherein capacitors from said oven. 
said laser annealing is done at a energy of about 20 to 40 14. The method of claim 12 wherein said lead zircon- 
pJ/cm2. 40 ate titanate has a thickness ranging from about 0.10 to 
8. The method of claim 7 wherein said laser annealing 
20 ing: 
30 
wherein said 
0.20 pm. 
is done at a energy of about 20 to 24 p.J/cmZ. * * * * *  
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